

SpyGlass® CDC

**Customer Training** 

Release 5.1.0

This presentation may contain forward-looking statements regarding product development. Information or statements contained in this presentation are for informational purposes only and do not represent a commitment, promise, or legal obligation of any kind by Atrenta Inc. or its affiliates.

# **SpyGlass User Training Tracks**



| Getting Started with SpyGlass | Pre-Requisites: None - Recommended for all users   |
|-------------------------------|--|
| detting started with spydiass | rie-nequisites. Notic - neconfinenceu foi an users |

Lint & SoC Lint Pre-Requisites: Getting Started with SpyGlass or equivalent

SpyGlass Advanced Lint Pre-Requisites: Getting Started with SpyGlass or equivalent

SpyGlass CDC Pre-Requisites: Getting Started with SpyGlass or equivalent

SpyGlass Power Verify Pre-Requisites: Getting Started with SpyGlass or equivalent

SpyGlass Power Estimate/Reduce Pre-Requisites: Getting Started with SpyGlass or equivalent

SpyGlass Constraints Pre-Requisites: Getting Started with SpyGlass or equivalent

SpyGlass TXV Pre-Requisites: SpyGlass Constraints

SpyGlass Physical Base Pre-Requisites: Getting Started with SpyGlass or equivalent

SpyGlass DFT & DSM Pre-Requisites: Getting Started with SpyGlass or equivalent

SpyGlass MBIST Pre-Requisites: Getting Started with SpyGlass or equivalent

SpyGlass Tcl Interface Pre-Requisites: Getting Started with SpyGlass or equivalent

# Agenda







### An introduction to clock domain crossing issues

- The SpyGlass CDC solution
  - CDC setup
  - CDC setup check
  - CDC structural verification
  - CDC functional verification

### Appendix

Atrenta support information

### **Section Overview**





- In this section, you will learn about:
  - Clock domain crossing [CDC] issues, traditional solutions, and need for a new solution
  - Types of CDC problems




■ Hands-on exercise? No



**Duration:** 30 minutes

# **Principles of Synchronous Design**





### **Typical Approaches and Their Limitations**



#### Timing verification

- STA is not applicable to asynchronous interfaces, only within synchronous modules/blocks
- Paths crossing clock domains are normally set to be false paths
- Happens late in the design cycle at netlist level

#### Functional simulation

- Blackbox testing is too cumbersome and not exhaustive
- Whitebox testing requires you to write assertions
- Requires test benches for all the crossings
- Is very reliant on luck (since simulation is not exhaustive), and will only detect a small subset of errors
- Detected late in the design cycle

Clearly, existing techniques are inadequate for CDC

## **Types of CDC Problems**



Problem #1: Metastability

How do you ensure that you have isolated metastability across clock domains so it does not affect design functionality?

Problem #2: Reconvergence (correlation)

How do you ensure that a group of converging synchronized control signals are in sync at a particular clock cycle?

Problem #3: Data hold problem (data loss)

How do you ensure that data from one clock domain is held long enough to be captured by the other clock domain? (Fast to slow clock, data enable sequencing)

#### Other CDC issues:

Design intent across clock domains


How do you ensure that more sophisticated synchronization schemes (such as handshake, FIFO) behave according to your specifications?

Reset synchronization

How do you ensure that an asynchronous set/reset is properly synchronized for a set of flops, and the reset is asynchronously asserted and synchronously de-asserted

## **Problem #1: Metastability**





### Why is this an issue?


- The output of flop F2 is unpredictable
- This may lead to chip failures.

### **How can SpyGlass CDC Help?**

SpyGlass CDC identifies cases where synchronization is missing in the destination domain

## **Problem #1: Metastability**





### What designers typically do:


- Add an additional flop in the destination domain
- Add a mux recirculation flop in the destination domain, or
- Add a synchronization cell in the destination domain

### Note: Meta-stability can NEVER be eliminated

- In can only be isolated.
- Double-Flop creates 1 clock cycle of Uncertainty
- Leads to data-coherency / re-convergence problems

# **Problem #2: Coherency of CDC Signals**






### Why is this an issue?

- Meta-stability introduces latency and cycle uncertainty of one or two cycles in the receiving domain
- This may cause an invalid value being captured in the receiving domain. For example, in above picture clk\_B domain captures an invalid state of 10

Src

It may lead to chip failures





# **Problem #2: Coherency of CDC Signals**



### How do designers solve this problem:

- Gray encoding the signal, so it does not enter any invalid state
- Verify signals can never change in the same destination clock cycle and waive the violation






### **Problem #3: Data Hold**



### Data hold problem

(Signal crosses from a fast clock domain to a slow clock domain)



#### Why is this an issue?


- It's possible that the signal in the faster clock domain of F1 is not held long enough to be captured in the much slower clock domain of F2
- If you do not fix this violation, data change may not be captured properly

#### How can SpyGlass CDC help?

- For every fast-to-slow CDC crossing, a formal check is automatically carried out. If the data crossing the domain crossing is not captured, SpyGlass CDC reports a violation has occurred
  - A waveform trace is generated

### Problem #3: Data Hold





### What designers typically do?

Implement pulse extenders - To ensure a good margin between the data being stable and the clock edge being active

### Quiz



- 1. What is the difference between <u>synchronous</u> clock domains and <u>asynchronous</u> clock domains?
- 2. Are synchronous clock domain crossings safe?
- 3. Name the two key problems caused by asynchronous clock domain crossings
- 4. Do metastability problems depend on the frequency of the destination clock?
- 5. Can static timing tool like Synopsys Prime Time detect asynchronous clock domain crossings?
- 6. Can clock tree synthesis (CTS) fix clock domain crossing issues?

# Agenda





#### An introduction to CDC

### The SpyGlass CDC solution

- CDC setup
- CDC setup check
- CDC structural verification
- CDC functional verification

### Appendix

Atrenta support information

### **Section Overview**





- In this section, you will learn how to:
  - SpyGlass CDC solution and how it addresses typical CDC problems



■ Hands-on exercise? Yes



**Duration:** 60 minutes

# Intro to SpyGlass CDC Issues, Goals, Rules



### SpyGlass CDC is a set of rules that find issues related to:

- Problem #0: Safe and complete setup
- Problem #1: Meta-stability (-rules Ac\_sync/Ac\_unsync)
- Problem #2: Fast to slow clock crossing data loss (-rules Ac\_datahold01a)
- Problem #3: Convergence data coherency/correlation (–rules Ac\_conv)

### Rules are grouped together as goals

- For information management and user guidance
- Always resolve rules from the TOP to Bottom. Waive or constrain if not an issue

### Goals are progressive (e.g., cdc\_setup\_check is included in cdc\_verify goal)

- cdc/cdc\_setup =>SpyGlass finds your clocks, resets, clk mux, config registers, inputs
- cdc/cdc setup check -> Is there anything missing or wrong in my setup?
- cdc/cdc verify struct -> Structural CDC issues. Run often and resolve issues ASAP
- cdc/cdc\_verify -> Signoff goal Including formal rules (Covered in advanced training)
- cdc\_validate, cdc\_abstract, block\_extract (Covered in SoC training)
  - SoC verification or constraint extraction

# **SpyGlass CDC Flow**



#### Methodology Goals **Rules** Auto create cdc/cdc\_setup Clock info01 Interactive OR clocks & Auto Extract clocks, resets Reset info01 setup Set up blackboxes SetupClock01 reset cdc/cdc\_setup\_check Clock info03a Verify clock setup Verify setup of clocks Clock info05/a/b Case Analysis Clock info18 and resets Merging clocks cdc/cdc verify struct Ac unsync01/02 Structural CDC checks Ac sync01/02 Verify metastability • Synchronization is clean Ar\_async\* synchronization Async Resets De-Asserted Clock\_sync05/06 Asynchronous Reset Inputs properly constrained Ac conv01/02/03 Boundary Conditions • Identify Config Registers Setup quasi static • Convergence Checks Ac glitch03 Glitch Checks cdc/cdc verify Ac cdc01a **Functional CDC checks** Verify data integrity of Ac datahold01a Verify data integrity/loss synchronized crossings Ac conv02/04/05 Verify gray encoding Verify FIFO over/underflow Ac fifo01 Ac handshake01/02 Verify handshake protocol

<u>Violations</u> മ Fe fixed this  $\Box$ 

# **Getting Started With SpyGlass CDC**



design read

cdc\_setup

cdc\_setup\_check

cdc\_verify\_struct

cdc\_verify

#### Assumptions

- SpyGlass 5.x/4.7.x installed (Earlier version may not have some features)
- If you have an IPKIT or CAD installed infrastructure then refer to that training
- GuideWare 2.0 Goals or IP KIT goals (rule ordering supported)

### Verify SpyGlass version:

TYPE: spyglass –version

#### All SpyGlass jobs start with a project file (Next 3 slides)

Project file defines: where to find source files, constraints, options, rules

### SpyGlass can run in BATCH or GUI mode

- BATCH:
  - TYPE: spyglass –project training.prj –goals cdc/cdc\_setup –batch
- GUI:
  - TYPE: spyglass –project training.prj –goals cdc/cdc\_setup

### ■ Typical use is to run analysis in batch mode then DEBUG the results using GUI

- It is easier to edit project file by hand than use GUI
- GUI can interactively create constraints on-the-fly as necessary

# **Project File Overview**



### Project file defines: (Example on next page)

- Source files or source files lists (Verilog/VHDL/netlists)
- Constraints (SpyGlass specific or SDC)
  - Clocks, Resets, set\_case\_analysis, etc.
- Run options (set option / set goal option)
  - Top level module, System Verilog, library mappings, etc.
- Rule specific (set\_parameter)
  - Parameters: Combo logic in crossing's are good or bad
- Goal specific (set\_goal\_option)
  - Parameters and options and enable/disable specific rules
  - Scenarios/modes where you run the same design but with different constraints

### **Project File Example**



```
#Training Project File
#This file supports all Standard TCL constructs in addition to SpyGlass specific constructs.
#Set the Top of the Design Tree
set_option top training
#Read in individual RTL Files (Verilog/VHDL/Netlists):
read file -type hdl RTL/training.v
#Read in a file list from an location defined in an environmental file
###read file -type sourcefile $env(SOURCE)/filelist.f
#Read in a Design Constraints File that contains clocks, resets, set case anlysis, etc..
read_file -type sgdc SGDC/training.sgdc
#Define a waiver file to put EXCEPTIONS INTO and a default waiver file.
read file -type waiver training.swl
set option default waiver file training.swl
#Set a global option that all Verilog will be System Verilog Compliant.
set option enableSV yes
#Where do we find our rule sets:
current_methodology $env(SPYGLASS_HOME)/GuideWare2.0/block/rtl_handoff
#Define goal specific parameters and options
current goal cdc/cdc verify
set parameter ac sync debug yes #Turns on extra debuggin during cdc verify goal
set parameter enable handshake no #Turn off Handshake Sync Scheme
set goal option XXXX # Only for this goal
#Define a scenario that uses different SGDC file "-goals cdc verify@model"
surrent_goal cdc/cdc_verify -scenario mode1
read file -type sqdc model.sqdc
```

## **SpyGlass Options and Parameters**



- SpyGlass options are used to control a SpyGlass run and are global for all goals:
  - set option top TOPNAME
  - set\_option projectwdir ./
  - set\_option lib libname
- Some options can be used within a goal using set\_goal\_option.
  - See the Atrenta Console Reference Manual to see if an option may be used in set\_goal\_option
  - set goal option extractDomainInfo yes
- SpyGlass parameters are used within goals to direct how the goals themselves behave
  - set\_parameter enable\_fifo none
  - set\_parameter enable\_and\_sync yes
  - set\_parameter enable\_mux\_sync
  - set\_parameter ac\_sync\_mode soft\_gate\_qual,xyz

# **Defining Initial Clock / Reset Conditions**



- You will need to provide clocks and resets and specify them in a SpyGlass design constraint file
  - Without this file, SpyGlass will not be able to perform CDC analysis
  - An incorrectly specified constraint file can lead to false violations, unnecessary debugging time and frustration
- Remove complex clock logic from the analysis
- If you already know the clocks and resets specify them
- If you have a Synopsys Design Constraint file, use the sdc2sgdc utility to extract the clocks, resets and case analysis settings

## **SpyGlass Design Constraint File**



#### SGDC = SpyGlass Design Constraints

- Defines constraints similar to what an SDC file does for DC/STA.
  - SDC is not sufficient since it doesn't describe resets or CDC specific data
- Example SGDC constraints
  - clock
  - reset
  - set\_case\_analysis
    - The set\_case\_analysis constraint specifies the case analysis conditions. It uses the following syntax:

```
set_case_analysis -name {<name>} -value <value>
```

The value set on the signal specified with the set\_case\_analysis keyword is automatically propagated through the design

- quasi\_static
  - There are some primary inputs, flip-flops, or nets present in the design, which may change briefly at the start but assume a static value of 0 or 1 for the rest of the circuit operation.
  - You can specify the primary inputs, flip-flops, or nets as static signals using the quasi\_static
     constraint to skip the verification of paths that involve such signals
- Design cell constraints
  - sync\_cell
  - reset\_synchronizer
- Location of SDC file for sdc2sgdc conversion



### **SGDC File Example**



```
current design training
clock -name clkA #Incomplete clock constraint.
clock -name clkB -period 10 -edge 0 5 #Complete clock Constraint required for
   CDC
reset -name reset n #Incomplete reset constraint.
reset -name reset n -value 0 #Complete reset Constraint required for CDC
include input training.sqdc #Include constraints from other SGDC files
                                                         This will filter
                                                         known good
                                                         crossings
//cdc false path -from "rule Ac sync01::src" -to
   "rule_Ac_sync01::meta"
//if your clocks and set case analysis come from SDC file using
   sdc2sqdc option
                                               You can use SDC file
                                               to provide clock
sdc data -file ..../my file.sdc
                                               information
```

### **Clock Generation Logic Recommendations**



- Recommendation: Blackbox the clock generation logic
- IP that contains complex clock generation logic and requires lot of set\_case\_analysis to configure properly, are best blackboxed
- Clocks and resets should be defined on outputs of clock generation logic
- Otherwise time is wasted looking at special crossings inside the clock generation logic and trying to configure it in proper functional mode
- Some clocks are harmonically related, though differing frequencies. Put them in the same domain
- Could have same frequencies but different domains
- Exceptions:
  - If SDC is provided that configures clock generation logic
    - If you blackbox the clock generation logic you will get fatal errors on objects that don't exist in design due to blackboxes
    - Since SDC is provided then most configuration issues have already been defined

#### **Tricks:**

 CTS/CRC (clock tree synthesis/clock root cells) could be blackboxed so clocks get identified at these cells. These are usually in unique domains so they make good starting points for clocks



### **Clock and Reset Propagation through Blackboxes**



#### What is a Blackbox?

 A blackbox is a term for a device or system or object when it is viewed primarily in terms of its input and output characteristics

### CDC analysis is based on complete topological traversal of all clock nets

- Blackboxes interrupt traversal resulting in incomplete analysis
- Clock nets originating from blackboxes could be from a clock domain that is asynchronous to the logic being driven

### Blackboxes must be utilized to simplify CDC analysis

- Blackboxes should be used for clock sources
- Complex clock generation logic should be excluded to simplify CDC analysis and produce "meaningful" results
- Complex clock gating structures (e.g., latches for glitch reduction) create noise during topological traversal

### ■ Blackboxes can produce excessive "noise" in CDC analysis

- Blackboxes can cause excessive noise when encountered as clock destinations
- Parameters control the level of analysis and reporting during CDC analysis




## **Handling Blackboxes**



For situations where you don't have all the modules in the design or the models are complex, do the following:

- For instantiated gates and memories
  - Supply the gate-level libraries
- For PLLs, pads, oscillators
  - Define simple RTL descriptions
- If neither are available,
  - Apply a clock constraint on the output of the missing module, or,
  - Define the input/output relationship using the assume\_path constraint. This constraint should only be used to specify a combinational path from a blackbox input to output

assume\_path -name <bbdu\_name> -input <input\_pin\_name> -output <output\_pin\_name>



### Running SpyGlass for the First Time



- Assumptions: You already have a project file
- First time you run SpyGlass it will analyze, elaborate and synthesize the design
  - Then it traces backwards from flops clocks and resets to:
    - Primary Inputs (primary clocks)
    - Blackbox (blackbox clocks)
    - Flops (generated clocks/resets)
  - DEFINITE CLOCK = If it is a direct path, then it is a known clock
  - PROBABLE CLOCK = IF it goes through combo-logic
    - Then one of the inputs could be gating/enable logic
  - You have to review all clocks/reset to:
    - Confirm correctness, Add domain Info, add period/edge information, active value
- Command line to find clocks:
  - spyglass -project training.prj -batch -goals cdc/cdc\_setup
  - NOTE! If you forget the name of the goal, then abbreviate:
    - spyglass -project training.prj -batch -goals cdc
      - It will return all goals that have the string "cdc" in them and you can copy/paste
- Clocks, resets and other setup files will be found in:
  - Project name/top level name/GOAL NAME/spyglass\_reports/clock\_reset
     i.e., training/training/cdc/cdc\_setup/spyglass\_reports/clock\_reset



# Setup for SpyGlass CDC Verification



design read

cdc\_setup

cdc\_setup\_check

cdc\_verify\_struct

cdc\_verify

#### Purpose

 Using SpyGlass, define clocks and resets as a preparation step for setup check and clock domain crossing verification

#### Pre-requisites

Zero errors and zero warning during the designread

#### Command

%shell> spyglass -project lab-CDC proc.prj -goals cdc/cdc setup -batch

#### Output

- SGDC files with clock/ reset information. The following are the files generated:
  - autoclocks.sgdc
  - generated\_clocks.sgdc
  - autoresets.sgdc
  - generated\_resets.sgdc

# After Running CDC/cdc\_setup Goal



- Examine the files autoclocks.sgdc/generated\_clocks.sgdc
  - training/training/cdc/cdc\_setup/spyglass\_reports/clock\_reset/autoclocks.sgdc
  - Are these real clocks or are some control signals? (testmode, clock enable)
  - Clocks can be added to your own SGDC file or this file copied to your local area
  - Confirm the –domain is correct. –domain is how you group synchronous clocks
  - Control signals should get a set\_case\_analysis on them
- Examine the file autoresets.sgdc
  - training/training/cdc/cdc\_setup/spyglass\_reports/clock\_reset/autoresets.sgdc
  - Are these your real resets or are some control signals?
  - resets can be added to your own SGDC file or this file copied to your local area
  - Control signals should get a set\_case\_analysis on them
- There are some other files that should also be looked at and used if necessary
  - Generated clocks.sgdc Any clock dividers will create generated clocks
    - These should get used in addition to autoclocks.sgdc
  - Auto\_set\_case\_analysis.sgdc
    - Clocks that go through muxes need to have a set\_case\_analysis.
    - This file identifies them so you can set them up-front before they cause problems later




## Using GUI to Help Examine Clocks/Resets



- Many times you may be unfamiliar with the clocks or resets of the block you are running. Using the GUI can save a lot of time tracing signals through hierarchy
- Open the GUI:
  - spyglass –project training.prj –goals cdc/cdc\_setup
    - NOTE! If you leave off the –goals, you can choose the goal when the GUI opens
- Configure the group by: Goal by rule



- This is important, as lots of rules violate, so you will know where to start.
- RULES are grouped in FOLDERS with "Rule Name" and short description
  - Click on FOLDER or RULE to get HELP
- Individual rules have details
  - Read messages carefully and they will guide you to the issue





### GOAL: cdc\_setup



#### Rules in cdc\_setup goal

- -rules Setup\_clock01 // Generates information needed for Clock Setup Wizard
- 2. -rules Info\_Case\_Analysis // Constant propagation in schematic display
- 3. -rules Clock\_info01 // Clock candidates in the design
- 4. -rules Reset\_info01 // Asynchronous and synchronous preset and clear candidates in the design
- 5. //Parameters used in Goal
- 6. -enable\_debug\_data=yes //Used in schmatics to display Clock, Domain, Reset, Quasi\_static info
- 7. -hier\_wild\_card=no //Obsolete Parameter that matched constraint wildcards in any hierarchy.
- 8. -enable\_const\_prop\_thru\_seq //Propagate Constants across flops

# **Using the GUI to Explore Your Clocks**



- The following slides show the rules related to exploring your clocks and resets
- This will be followed by a short LAB where you can explore the training design
- This is helpful if you want to learn more about the clocks or resets in the block you are running SpyGlass CDC on

## Rule Clock\_info01 - Likely Clock Signals



- Clock\_info01 reports likely clock signals
- Goal: cdc/cdc\_setup
- Why: This automatically finds clocks for you
  - If you already know your clocks, then you don't need this rule
  - It always generates a complete set of clocks. It is not incremental
  - It puts the clocks in the ..../spyglass\_reports/clock\_reset/autoclocks.sgdc
- Schematic info Shows likely clock to the first flop it finds
- What to do? Determine if this is a REAL clock or control signal
  - Is it in the correct domain?
- Issues: The autoclock.sgdc file is incomplete and assumes all clocks are async
  - The clock constraint automatically puts every clock in a unique –domain
  - The –domain argument is just text that describes the domain
    - A good practice is to change it to the name of the clock
  - It is missing –period X.XX and –edge 0 Y.YY information
    - If you don't add this information, SpyGlass will trigger the Ac\_clockperiod01 rules
- FAQ
  - Moresimple and autoclocks.sgdc report probable clocks. Why can't I see these in GUI?



# Clock/ Reset Setup Check



design read cdc\_setup cdc\_setup\_check cdc\_verify\_struct cdc\_verify

#### Purpose

 The purpose of this step is to perform constraints sanity checks and detect any conflicting/missing constraints. For correct CDC analysis, it is very important to define the clocks and reset correctly in the constraint file

#### Pre-requisites

- Zero errors and zero warning in the previous goal cdc/cdc setup
  - Clocks, resets, and mode settings properly set
  - All rules from cdc\_setup are included in this goal too

#### Command

%shell> spyglass -project lab-CDC proc.prj -goals cdc/cdc verify struct -batch

#### Output

- List of possible setup problems reported as rule violations. The CDC-Setup-check template runs the following rules:
  - Clock info03a reports flops with unconstrained clocks
  - Clock\_info03b reports flops with data pin tied to constant
  - Clock\_info05 reports clock signals converging on muxes

### Dealing With Clock Signals Converging on Muxes




#### With no case analysis

- FF1 will assume a merged domain which is different than clk1 or clk2
  - Without constraining the clock-mux, domain crossing will be reported because source and destination flops can receive different clocks
  - With case analysis the source and dest clock are the same so there is no CDC
    - set\_case\_analysis -name sel -value 0

### Recommended method, use

It is important for you to apply a case analysis constraint on the select pin sel of the mux





### Quiz



- 1. Name two important constraints required to do CDC analysis
- 2. Name three sources of finding all the clocks and resets to be constrained for CDC analysis
- 3. Should clock-generation/manipulation logic be part of CDC analysis?
- 4. How do you exclude clock generation/manipulation logic from CDC analysis?
- Name one constraint to create association between input and output pins of a blackbox to do CDC analysis
- 6. Name a rule to detect unconstrained clock nets
- 7. How do you resolve multiple clocks converging on a mux?

### Hands-on Exercise Lab 1 and Lab 2



39 of 112



#### Hands-on exercise objectives:


- Lab1 : CDC setup Lab
  - ✓ Identify the clocks and resets in the design
  - ✓ Resolve blackboxes in clock tree path and crossing path
  - ✓ Perform reset setup and IO setup
- Lab2: CDC setup check lab
  - √ Verify clocks and reset setup
  - ✓ Ensure all flops are receiving clocks



**Duration:** 60 minutes

## **SpyGlass CDC Flow**





<u>Violations</u> ھ 
 Tell
 fixed this  $\Box$ 

Atrenta Confidential © 2013 Atrenta Inc. 40 of 112

# Goal: cdc/cdc\_verify\_struct



design read

cdc\_setup

cdc\_setup\_check

cdc\_verify\_struct

cdc\_verify

#### Purpose

Discover structural issues in clock domain crossings

#### Pre-requisites

- Zero errors and zero warning in the previous goal cdc/cdc\_setup\_check
  - Clocks, resets, and mode settings properly set
  - All rules from cdc setup check are included in this goal too

#### Command

%shell> spyglass -project lab-CDC\_proc.prj -goals cdc/cdc\_verify\_struct -batch

#### Output

- List of possible clocking problems reported as rule violations
- Debug each violation in the rule order, iterate running SpyGlass



# cdc\_verify\_struct Goal Rules



| Rule               | Description   |  |  |  |
|--------------------|---|--|--|--|
| Ac_unsync01        | Asynchronous clock domain crossings for scalar signals that have at least one unsynchronized source           |  |  |  |
| Ac_unsync02        | Asynchronous clock domain crossings for vector signals having at least one unsynchronized source              |  |  |  |
| Ac_sync01          | Asynchronous clock domain crossings for scalar signals that have all the sources synchronized                 |  |  |  |
| Ac_sync02          | Asynchronous clock domain crossings for vector signals that have all sources synchronized                     |  |  |  |
| Ac_conv01          | Same domain signals synchronized in same destination domain, converge after any number of sequential elements |  |  |  |
| Ac_conv02          | Same domain signals synchronized in same destination domain and converge before sequential elements           |  |  |  |
| Ac_conv03          | Convergence of synchronized signals from different source domains   |  |  |  |
| Ar_unsync01        | Reports unsynchronized reset signals in the design  |  |  |  |
| Ar_asyncdeassert01 | Reports if reset signal is asynchronously de-asserted   |  |  |  |
| Ar_sync01          | Reports synchronized reset signals in the design  |  |  |  |
| Ar_syncdeassert01  | Reports if reset signal is synchronously de-asserted or not de-asserted at all                                |  |  |  |

NOTE: This is not an exhaustive list. For a complete list of rules refer to cdc\_verify\_struct.spq in GuideWare 2.0



Atrenta Confidential © 2013 Atrenta Inc. 42 of 112

### **CDC Rule Overview**




- SpyGlass sees all crossings as only 2 types of clock domain crossing's (CDC's)
  - Control crossings: These are muti-flop or sync\_cell or qualifier crossings
    - Control crossings move control signal across a clock domain
    - · Control crossings qualify data crossing
      - Control crossings synchronizer is synonymous with qualifier
  - Data crossings: Can be scalar or vector signals
    - They are always qualified by a single control crossing.
    - A good data crossing will always contain a good control crossing
      - NOTE! If the control crossing is marked as unsynchronized, then the data crossing will also be unsync'd
- Multi-flop -> Minimum of two back-to-back flops
  - Constraint num\_flops can configure SpyGlass to require more than two flops
- Sync\_cell -> Module constraint to define a control synchronizer
  - Defined on a single flop or library cell
  - Many options to define frequency/periods where it can be applied
  - Replaces parameters (synchronize\_data\_cell (Vector) and synchronize\_cell (scalar) synchronizers
- Qualifier -> Constraint that can be applied anywhere in the design including inputs to define a control synchronizer



## **CDC and SpyGlass**



- SpyGlass identifies all qualifiers (multi-flop) in crossings
- Then for non-multi-flop crossings, SpyGlass looks for qualifier in fanin of dest. flop



### **Examples of SpyGlass Recognized Synchronizers**



- The following slides show some of what SpyGlass automatically recognizes
- Also shows where some parameters can be applied to configure what is good and bad
- This is not an exhaustive list and new schemes get added with each release

### **Conventional Multi-Flop Scheme for Control Crossings**




### Control crossings can be:

- RTL multi-flops (auto detected)
- Liberty cells (require sync\_cell constraint)
- Single flops (require sync\_cell constraint)

### All data crossings contain at least:

One control crossing




- 1 ignore\_num\_rtl\_buf\_invs parameter applicable here.
- @reset constraint with SYNC otion applicable here.
- **9** strict\_sync\_check parameter applicable here.
- allow\_combo\_logic constraint applicable here.

## **Recirculation Mux Sync for DATA**



- Automatically recognized
- set\_parameter enable\_mux\_sync all
- All sync schemes can be disabled if not allowed
- NOTE! It contains a control crossing




- ignore\_num\_rtl\_buf\_invs parameter applicable here.
- sync\_reset parameter applicable here.
- 3 strict\_sync\_check parameter applicable here
- allow\_combo\_logic constraint applicable here

## **AND Gate Sync Scheme for Data**



- set\_parameter enable\_and\_sync yes
- AND gate can be AND/OR/NAND/NOR
- XOR not allowed or complex AOI, unless AND gate does gating
- NOTE! It contains a control crossing



### **SpyGlass CDC Synchronization Schemes**



- SpyGlass CDC solution reports a clock domain crossing as synchronized based on the following different clock domain crossing synchronization schemes:
  - 1. Conventional multi-flop synchronization scheme (Control) num\_flops
  - 2. Synchronizing cell synchronization scheme (Control) sync\_cell constraint
  - 3. Delay signals synchronization scheme (Control or Data)
  - 4. Synchronized enable synchronization scheme (Data)
  - Recirculation MUX synchronization scheme (Data)
  - 6. AND gate synchronization scheme (Data)
  - 7. MUX-select sync (without Recirculation) Synchronization scheme (Data)
  - 8. FIFO synchronization scheme (Data)
  - 9. Glitch protection cell synchronization scheme (Data)
  - 10. Clock-gating cell synchronization scheme (Data)
  - 11. Qualifier synchronization scheme (Data)
  - 12. Handshake synchronization scheme (Data For Request and Control for Acknowledge)
  - 13. MUX lock synchronization scheme (Data)
  - 14. Pattern synchronization scheme (Data)


RED is for Control Crossings Black is for Data Crossings




## Some Reasons for Being Unsync'd (Ac\_unsync) SPYGLA




# Clock domains of destination instance and synchronizer flop do not match




# Destination instance is driving multiple paths




# strict\_sync\_check failed for path between synchronizer flops




#### Sync reset used in multi-flop synchronizer



# Synchronizer flop is the destination flop for another crossing



#### Combinational logic used between crossing





Atrenta Confidential © 2013 Atrenta Inc. 50 of 112

### **Unsynchronized Types (Not Exhaustive List)**



- You will spend most of your time looking at unsynchronized crossings in the Ac\_unsync rule
- Every crossing has a reason for being unsynchronized
  - ALWAYS READ THE REASON!!! This will save you a lot of time
- Current list of unsynchronized crossings:
  - 1. Sync reset used in multi-flop synchronizer (Control)
  - Combinational logic used between crossing (Control)
  - 3. Destination instance is driving multiple paths (Control)
  - 4. Sources from different domains converging (Control)
  - 5. Synchronizer flop is the destination flop for another crossing (Control)
  - No valid synchronizer (Control and/or Data)
  - 7. Merges with inferred qualifier at invalid gate (Data)
  - 8. Merges with inferred qualifier from invalid domain (Data)
  - 9. Clock phase difference between destination instance and synchronizer flop (Control)
  - 10. Clock domains of destination instance and synchronizer flop do not match (Control)
  - 11. Number of inverters/buffers between sync flops exceeds limit (Control)



## Using SpyGlass to Resolve Unsync'd




- **Every single flop will get reported by SpyGlass as one of the following:** 
  - Synchronized
  - Unsynchronized
  - No analysis due to stuck clock or data (Clock\_info03b or Clock\_info03c)
- For every crossing, SpyGlass will report the REASON it is unsynchronized
  - The REASON is the first place to look to verify a crossing or solve an unsync'd crossing
  - Some crossings could have multiple reasons. Only one reason is given at a time
    - For same destination flop there could be both sync'd and unsync'd sources
    - Do not make a determination that it is good based on only looking at one source
- SpyGlass will shows CDC's in 2 ways
  - Message tree/Moresimple.rpt
    - Limitation: Only shows one source/clk, dest/clock, reason
  - Primary spreadsheet
    - Similar limitation as message tree, but gives additional information of # sources, # domains
  - Secondary spreadsheet
    - Gives all information about every source in a crossing




## **Debugging Unsynchronized Crossings**



- Don't try to read the message tree
- This isn't Lint!
- Use spreadsheet to view!
- It lists the IMPORTANT information
- One line/destination (synchronizer)
  - Source
  - Source clock(s)
  - Destination
  - Destination clock(s)
  - REASON
  - Total sources
  - Total source domains
  - Source instance
  - Destination instance
  - Crossing module
  - Waived (don't use)





NOTE! IF there is more than one source, you MUST push into the detailed spreadsheet




53 of 112

## Using Spreadsheets to View CDC



- Picture of rule-based spreadsheet (primary spreadsheet)
  - Tricks and tips:
    - Sorting (reason, clocks, destinations)
    - Filtering (from/to clocks, reasons, destinations)
  - Many times control synchronizers contain special names
    - Search for "meta" or "sync"
    - (And) Rule Ac\_ unsync01 or 02
    - To quickly identify unsync'd control crossings







## **Using Spreadsheets to View CDC**





- Push into violation spreadsheet (2<sup>nd</sup> spreadsheet)
- Columns contain:
  - Type of Info = destination, source, input, qualifier, potential qualifier
  - Name of object Full instance path to output NET of object
  - FAILURE REASON ALWAYS LOOK HERE!
  - SYNC REASON Not all sources are unsynchronized
  - Clock name(s), internal clock domain tag



You can put multiple sources into incremental schematic by control clicking each line

This toggles the information, so don't select something that is already on schematic






# Schematics and CDC's (DEMO)




- Colors are used to identify the domains and qualifiers Legend is provided at bottom
- Info case analysis (^A) always turn on!
- Right click on any NET (NO PINS) and select DEBUG\_DATA to see domain info
- Hierarchy boundaries can be expanded by (double-click) on edges
- Tracing inputs/outputs using double-click
- Tracing inputs/outputs using menus to trace to flops/latches/inputs/outputs/module
- Cross probing happens automatically between schematic and source code
  - Schematic to RTL
  - RTL to schematic
- Finding anything using find button
- Reports that help with CDC
  - CDC-report
  - Ac\_sync\_group
  - CKSGDCInfo
  - Clock-Reset-Detail
  - Ac\_sync\_qualifier






# Ac\_unsync Schematic Colors/Legend





## Debug\_data - Right Click on NET






## **Example Debug Session (1 of 6)**



- Start with Ac\_unsync01 spreadsheet There are MANY violations
- The two most interesting columns to start with are the DESTINATION and REASON
  - Since I know the name of my multi-flop synchronizers always contain the word "meta"
  - I RIGHT-CLICK on column "D" (DESTINATION REGISTERS) and select "(Other...) to filter

| В                        | С             | D                                    | Е                  | F                                    | Show/Hide Columns              |
|--------------------------|---------------|--------------------------------------|--------------------|--------------------------------------|--------------------------------|
| SOURCE $ abla$           | SOURCE CLOCK  | DEST.                                | DEST. CLOCK        | REASON .                             | Sort Ascending                 |
| training.inputA          | training.clkA | training.u_Cl05.data_out             | training.clkB      | Qualifier not found                  | Sort Descending                |
| training.inputA          | training.clkA | training.u_Cl05.data_out1            | training.clkB      | Qualifier not found                  | Set Sorting Order              |
| training.inputA          | training.clkA | training.u_ACUS.regD                 | training.clkB      | Qualifier not found                  |                                |
| training.inputA          | training.clkA | training.u_ACUS.u_badsync.meta       | training.clkB      | Combinational logic used between (   | Filter                         |
| training.inputA          | training.clkA | training.u_Cl03a.data_out            | training.Clock_inf | Qualifier not found                  | ✓ (All)                        |
| training.u_ACS01.src     | training.clkA | training.u_ACS01.u_sync2s.meta       | training.clkB      | Sync reset used in multi-flop synchi | Custom                         |
| training.u_ACUS.bad_gate | training.clkA | training.u_ACUS.bad_gate_D           | training.clkB      | Gating logic not accepted: source c  | training.u ACUS.bad gate D     |
| training.u_ACUS.bad_syni | training.clkA | training.u_ACUS.bad_sync_D           | training.clkB      | Qualifier not found                  |                                |
| training.u_ACUS.bin_cour | training.clkA | training.u_ACUS.u_sync2s.meta        | training.clkB      | Sync reset used in multi-flop synchi | training.u_Cl05.data_out       |
| training.u_ACUS.regS     | training.clkA | training.u_ACUS.u_merge_sources.met; | training.clkC      | Sources from different domains col   | training.u_ACUS.u_badsync.meta |
|                          |               |                                      |                    |                                      | (Other)                        |

- Change Filter Criteria to "Contains"
- Type in Value=meta
- Click OK



Atrenta Confidential © 2013 Atrenta Inc. 59 of 112


## Example Debug Session (2 of 6)



- After filtering only four violations are shown
  - NOTE! Column D has little "Filter" symbol now
- Select the violation instance:
  - training.u\_ACSO1......
  - New spreadsheet appears

| В                        | С             | D                                    | E             | F                                     |   |
|--------------------------|---------------|--------------------------------------|---------------|---------------------------------------|---|
| SOURCE $ abla$           | SOURCE CLOCK  | DEST. 💗                              | DEST, CLOCK   | REASON .                              | ٤ |
| training.u_ACS01.src     | training.clkA | training.u_ACS01.u_sync2s.meta       | training.clkB | Sync reset used in multi-flop synchi  | Γ |
| training.u_ACUS.bin_cour | training.clkA | training.u_ACUS.u_sync2s.meta        | training.clkB | Sync reset used in multi-flop synchil | ] |
| training.inputA          | training.clkA | training.u_ACUS.u_badsync.meta       | training.clkB | Combinational logic used between (    | Ī |
| training.u_ACUS.regS     | training.clkA | training.u_ACUS.u_merge_sources.met: | training.clkC | Sources from different domains coil   | 2 |
|                          |               |                                      |               |                                       |   |

- Note the REASON:
  - Sync reset used in multi-flop synchronizer
- In a CONTROL CROSSING, combinatorial logic is NOT allowed since it could GLITCH
  - Glitches are OK in a synchronous crossing since STA insures stability before clock
- Open the incremental schematic by typing "I" or clicking the icon with + on it




Atrenta Confidential © 2013 Atrenta Inc. 60 of 112

## **Example Debug Session (3 of 6)**



- Incremental schematic shows an AND gate in middle of crossing
  - SpyGlass says this is wrong and guesses that the INTENT was a synchronous reset
  - NOTE! This is not always the case and must be verified



- Double-Click on the "in1" of the AND gate and start walking it back
- We can immediately see that the NET goes through the RST\_N pin of the synchronizer (next page)



## **Example Debug Session (4 of 6)**




■ RIGHT-CLICK on the RESET NET (not the pin) and select the DEBUG\_DATA->RESET information


Net is already defined

Net is an AsyncClear

You can't have an ASYNC RESET control a data reset pin, since It will cause metastability

- Follow rst\_n net back to primary input
- RIGHT-CLICK on primary reset
  - Cross reference to constraints
  - It shows constraint and file location
- You can EDIT this file or create a NEW constraint on-the-fly!





## **Example Debug Session (5 of 6)**



### Add a constraint on-the-fly

- RIGHT-CLICK on reset\_n primary input pin
- Click on "Set SGDC Constraints"


#### Fill out form as follows:


Constraint: Reset

Name: AUTO FILLED

-SYNC: CHECK!

- Comment:
  - Email (unique name)
  - Date
  - Reason
- Click Generate
- Confirm constraint file
- Click Append & Run
- Violation is gone
  - It moved to Ac sync







63 of 112

## **Example Debug Session (6 of 6)**



- After fixing the reset –sync issue:
  - Re-open the Ac sync01 spreadsheet ,and,
  - Filter on meta
  - There are ONLY THREE violations now
- Pick the REASON: Sources from different domains converge before being synchronized
  - NOTE! A multi-flop synchronizer can only sync data from ONE domain
  - Open the incremental schematic
  - RIGHT-CLICK on NET after the AND gate and show the DEBUG\_DATA->Domain
    - NOTE! It is two domains
  - Expand the source of the AND gate and see the 2<sup>nd</sup> register
    - Designer TOLD ME that regS is a "STATIC" config register that won't change
  - Use the "Constraint Editor" gui to apply a Quasi\_static constraint to the regS NET
  - APPLY and RERUN
  - Confirm that the Violation is GONE
    - It has moved to the Ac\_sync folder
- You now have the idea of what it takes to debug CDC crossings in SpyGlass



### Philosophy of Resolving Ac\_unsync Violations



#### Do not waive Ac\_unsync01/02 violations

- It only waives the crossings listed in the message tree
- It HIDES other potential crossing violations from other sources

#### Use constraints to resolve synchronization issues

- set\_case\_analysis Use to insure only one clock or correct mode of operation
- quasi\_static Signals that won't toggle during functional operation
  - This will resolve combo-logic issues
- reset Use in a multi-flop synchronizer
- qualifier Use when real multi-flop doesn't exist
  - Primary inputs (abstract\_port –sync)
  - Blackboxes (qualifier)
- sync\_cell Only necessary if SpyGlass doesn't automatically recognize it
- FIFO constraint
- cdc\_false\_path If sync scheme is externally or software controlled
  - Examples: clocks are off during changing
  - There are other rules that will honor this constraint and remove other potential violations

SpyGlass can recognize 99.99% of real crossings, so if SpyGlass says its bad, it may really be BAD!



### **Handling Large Number of Violations**



- If the number of violations is very high (say thousands of violations), it could be due to incorrect/ incomplete setup
  - Check setup
- Open the spreadsheet of this rule
  - RIGHT-CLICK on the rule header in the message tree, and select the Open Spreadsheet option from the shortcut menu
  - Spreadsheet provides an easy way to navigate through large number of violations
  - Cross-probe to RTL code and view a schematic of the violation
  - Use filtering and sorting to debug the related messages
  - Waive or apply cdc\_false\_path constraint directly from the spreadsheet



## **Block CDC Verification Using Ac\_sync**



- Use existing methodology guide for setup and clock\_reset\_integrity check
  - \$SPYGLASS\_HOME/GuideWare 2.0/block/rtl\_handoff
- Introducing new\_flows methodology templates which uses Ac\_sync and hierarchical SoC features
  - \$SPYGLASS\_HOME/GuideWare2.0/block/rtl\_handoff
  - Not introduced in GuideWare at the moment
- Running cdc\_verif\_struct from new\_flows
  - Run command
    - spyglass -project ct-file> -goals
      cdc/cdc\_verif\_struct -batch

## **Validating Clock Domain Crossings**



- Once the setup is done using CDC Setup Manager, set the methodology in your project file as shown below
  - current\_methodology
    \$SPYGLASS\_HOME/GuideWare2.0/block/rtl\_handoff
- Running cdc\_verify\_struct from cdc
  - Run command
    - spyglass -project cproject-file> -goals
      cdc/cdc\_verify\_struct -batch
- The purpose of this template is to report metastability issues on logic between asynchronous clocks domains
- The cdc\_verify\_struct template runs the following rules:
  - Ac\_unsync01/02 reports unsynchronized clock domain crossings
  - Ac\_sync01/02 reports synchronized clock domain crossings

## Block CDC Verification - Ac\_unsync01




#### Debug Ac\_unsync01 (control crossings) first

Ac\_unsync01 flags clock domain crossings for scalar signals

#### Open rule spreadsheet to see all destinations of Ac\_unsync01

- Each row in the spreadsheet shows unique destination of crossing
- It will show one of the source for a destination, refer violation spreadsheet to see all sources






### Block CDC Verification - Ac\_unsync01 (cont'd)



#### Open violation spreadsheet by clicking on ID field



#### Violation spreadsheet will represent the "Complete Architecture" of the crossing

- Showing all sources for that destination
- Listing which sources are unsynchronized with failure reason in column D
- Listing which sources are synchronized with synchronization scheme in column E
- Qualifiers detected for synchronized crossings
- Potential qualifiers as debug hint for unsynchronized crossing (if they exist)

#### Fix Ac\_unsync01 violations


- In case it is missing synchronizer, add the synchronizer
- Custom sync cell
- Exception




### Debugging Ac\_unsync01




#### ■ View offending crossing, reason, stats in <u>Summary</u> spreadsheet



#### Link to crossing architecture in Detail spreadsheet



### Cross-highlight individual crossing paths in Incremental Schematic






### **Specify Missing Synchronous Resets**



Explore fanin to identify sync reset net



#### Specify SGDC constraint reset on sync reset net

```
38
39 ##Synchronous Reset Signals
40
41 reset -name reset_n -sync -value 0
```

#### **IMPORTANT NOTE**

Declaring as sync reset implies reset is static and will not jeopardize intended metastability synchronization; implies that when reset changes, metastability synchronization is not a concern

#### Confirm desired effect (on to next Ac\_unsync01 failure reason)


|         | Α      | В                    | С                        | D   | E                      | F             |
|---------|--------|----------------------|--------------------------|---|------------------------|---------------|
|         | :hema: | Туре                 | Signal Name              | Failure Reason                            | Synchronization Scheme | Clock Names   |
| 1 🕰 🗔 🗓 | 148    | Destination flop     | ig.u_ACUS.u_badsync.meta | unsynchronized destination                | N.A.                   | training.clkB |
| 2 🕰 🗔 🗓 | 148    | Source primary input | training.inputA          | Combinational logic used between crossing | N.A.                   | training.clkA |
| 3 🛎 🗔 🗓 | 148    |                      | training.u_ACUS.rtIc_I28 | Qualifier not found                       |                        |               |



## **Specify Missing Quasi-Static Constraints**



■ When failure reason is "Combinational logic used between crossing," explore sources to identify any that should be considered static



Specify SGDC constraint quasi\_static on static net(s)

#### **IMPORTANT NOTE**

// Avoid Ac\_unsync01 "Combo logic in crossing"

## Confirm desired effect (in Ac\_sync01 INFO message)

|       | Α         | В                | С               | D  | Е              |
|-------|-----------|------------------|-----------------|--|----------------|
|       | Schematic | Type             | Signal Name     | Synchronization Scheme                                     | Clock Names    |
| 1 👊⊅  | 1         | Destination flop | design1.dest    | Conventional multi-flop for metastability technique        | design1.rx_clk |
| 2 👊 🕩 | 1         | Source flop      | design1.src     | Conventional multi-flop for metastability technique        | design1.tx_clk |
| 3 ⊅•  | 2         | Source flop      | design1.cfg_reg | does not require synchronization (long-delay/quasi-static) | design1.tx_clk |




## Crossing Synchronized for Metastability SPYGL



## See recognized synchronization flop (green) in incremental schematic

|      | A         | В                | С               | D  | Е              |
|------|-----------|------------------|-----------------|--|----------------|
|      | Schematic | Type             | Signal Name     | Synchronization Scheme                                     | Clock Names    |
| 1 💷⊅ | 1         | Destination flop | design1.dest    | Conventional multi-flop for metastability technique        | design1.rx_clk |
| 2 👊⊅ | 1         | Source flop      | design1.src     | Conventional multi-flop for metastability technique        | design1.tx_clk |
| 3 ⊅• | 2         | Source flop      | design1.cfg_reg | does not require synchronization (long-delay/quasi-static) | design1.tx_clk |







## Why Waivers Are Not Recommended for Ac\_unsync SPYGLASS®

# Waiver-related to CDC may not be valid with design change and may miss real problem

- Example:
  - "Combinational logic between crossing" in below case is safe and waived in CDC analysis
  - Design is changed and now combinational logic between crossing is not OK



#### Do not waive Ac\_unsync rules

- Use proper design constraints (quasi\_static, reset, set\_case\_analysis, input, signal\_in\_domain, etc.)
- If you waive or cdc\_false\_path crossings that are GOOD, then they can NOT be used to control data crossings so you will get unsynchronized DATA crossings
- Unsynchronized control crossings will not be checked for Fast2Slow (Ac\_cdc01a) and Coherency Checks (Ac\_conv01/02/03)

## Additional Recommendations (CDC Exceptions)



#### There are two types of unsynchronized crossings:

#### 1. Intentionally left unsynchronized

- Configuration registers
- Software controlled crossings
- Use quasi\_static constraint to remove from analysis
  - It is self documenting
- DON'T USE WAIVERS
  - Only first source is reported/waived
  - You could miss the REAL crossing

#### 2. Intentionally synchronized but assumption(setup) missing

- Use constraints to provide assumption to the tool
  - One source is left unsynchronized, but others are sync
    - Like GPIO (interrupts)
  - Static signals declare quasi\_static
  - Undeclared synchronous reset
- Don't waive or cdc\_false\_path a synchronized crossing
  - You will miss the following checks
    - Data coherency, data hold, data crossings



## Block CDC Verification – Ac\_unsync02




- Resolving Ac\_unsync01 and re-running the block verification
  - Ensure there are 0 violations of Ac\_unsync01 before debugging Ac\_unsync02
  - Ac\_unsync01 flags clock domain crossings for scalar signals
- Analyze and fix Ac\_unsync02 (typically data-bus) violations
  - Refer to the earlier slide of the architectural view of the crossing which shows how resolving the qualifier will automatically synchronize data and address
  - Use debug hint from failure reason and potential qualifier
- Run and follow existing CDC methodology guide for cdc\_verif template

## **Static Signals: Debug Process**



#### Static flops are the leading cause of false synchronization violations

- Debugging such violations is not easy as there is no sign of synchronization, and SpyGlass CDC cannot give any hints
- Often you don't have a list of quasi-static flops you often look at violations and then waive them as quasi-static



#### How to investigate it, and who to ask for more information

- Ideally, static register definitions should be covered during setup
- Add rule Setup\_quasi\_static01 to project file to find signals that are likely to be quasistatic.
- The rule Infers quasi-static signals in a design, and generates quasi\_static constraints for such signals in auto\_quasi\_static.sgdc file.
- You must review the quasi\_static constraints in this file and use them in the subsequent SpyGlass CDC runs.
- Quasi-static information is also typically available with the person or team responsible for software control of the chip
- Add the quasi\_static constraint for these signals as follows
  - Example syntax: quasi\_static -name <net-name>




## Reset Synchronization: Ar\_unsync01



- Reports reset pins of flip-flops that do not have a reset synchronizer in any of the paths between an asynchronous reset source and flops
- Design scenarios reported are :
  - 1 Missing synchronizer
  - 2 Invalid synchronizer

    Multiple fan-out of flip-flops in a synchronizer chain are present

3 Different domain synchronizer




## Reset Synchronization: Ar\_unsync01 (contd)



#### How to debug and fix ?

To fix this violation, add a proper synchronization circuit for the reset signal

## Reset synchronization schemes



Reset constrained with input constraint

input -name rst\_n -clock clk

The clock domain specified by the input constraint is matched with the clock domain of the flip-flop where it is used as a reset


- 3 User-defined reset synchronizer
  - 1. Use synchronizer cells and specify them using parameter: reset\_synchronize\_cells
  - Incase a synchronizer scheme is not recognized by SpyGlass, use constraint reset\_synchronizer to specify the synchronizer signal



## Reset Synchronization: Ar\_asyncdeassert01 SPYGL




- Reports if reset signal is asynchronously de-asserted
- Scenarios reported:



Domain mismatch occurs when:

- 1. Clock domain of reset flip-flop does not match clock domain of a functional flip-flop
- 2. If reset is constrained by using the input constraint and the clock specified by the -clock argument is not in the domain of the clock of the functional flip-flop





Functional Flip-Flop is not synchronously de-asserted for the inactive value of the reset signal 3

Missing synchronizer

#### How to debug and fix

- Use the reset\_synchronize\_cells parameter to specify a black box, library cell, or a module that has a custom reset synchronizer.
- Use the input constraint to specify input constraint on reset source if it is synchronized outside the block.
- Use the reset\_synchronizer constraint to specify a net/port <check from definition>




## Reset Synchronization: Ar\_sync01



- Reports synchronized reset signals in the design
- Synchronization methods reported by the rule-
  - Multi-flop reset synchronizer
  - Reset constrained by using the input constraint
  - User-defined reset synchronizer

#### **Example**



In the schematic, a multi-flop reset synchronizer is present between the reset source and flip-flop


- Schematic highlight
  - Following details are highlighted in different colors:
    - Reset path
    - Destination flop
    - Reset synchronizer used for synchronizing a flop
- This is a Info only rule. No action is required




## Reset Synchronization: Ar\_syncdeassert01



- Reports if reset signal is synchronously de-asserted or not de-asserted at all
- Scenarios flagged



- 1. Reset is specified by using the input constraint
- And the domain of the flip-flop matches the 'clock' of the input constraint




- 1. At least one reset flip-flop exists in the path of a reset and a functional flip-flop
- 2. The functional flip-flop is de-asserted appropriately for the inactive value of the specified reset
- If its path is blocked such that the functional flip-flop is never de-asserted
- This is an Info only rule. No action is required



## Glitch Checks: rule Ac\_glitch03



Reports clock domain crossings subject to glitches



The glitch captured on D1 propagates to D2 and then to the downstream logic, potentially causing a functional failure

- Checks glitch prone combinational logic in crossings synchronized by one of the following:
  - Conventional Multi-Flop Synchronization Scheme
  - Synchronizing Cell Synchronization Scheme
  - Qualifier Synchronization Scheme Using qualifier -crossing
- Rule usage guideline
  - Set parameter allow\_combo\_logic to yes to perform glitch-related checks on such crossings




## Glitch Checks: rule Ac\_glitch03 (Contd)



#### Design patterns checked ...


#### 1. Sources from different domains in fanin



#### To fix such violations:

- 1. Ensure that the setup of clocks is correct
- 2. Check if a source in other domain is quasi-static

#### 2. Signals from destination domain in fanin



#### To fix such violations:

- Ensure that setup for clocks is correct and check if synchronous source is quasi-static
- 2. Else, first synchronize the asynchronous source before it converges with synchronous sources




## Glitch Checks: rule Ac\_glitch03 (contd)



#### Design patterns checked ...

3. Source re-converges




#### To fix such violations:

- 1. Modify the design so that the reported source reaches its destination through a single path
- 2. Ensure that timing delays of all paths from where source reaches the destination are same

#### 4. Multiple same domain sources are toggling in a control crossing

- 1. Gray-encoding check is performed to ensure that at the most only one source is changing
- 2. This is a functional check, which is enabled only when parameter fa\_audit is set to no




## Reset Glitch: Ar\_converge01



rst converging on

the AND gate

- Checks for glitches on an asynchronous reset tree due to divergence and convergence of reset signals
- Rule features



Checks only for combinational convergences and does not report a violation if a reset converges after sequential elements


rst

rst diverging

from the path

*Ar\_converge* rule does not report a violation in this case

- Reports a vio
  - Reports a violation for derived resets that diverge and then converge
- In case of multiple paths, this rule reports convergence on the last point with two paths (reaching to the last gate)



**Example** 

- How to debug and fix ?
  - Open spreadsheet of this rule. Check the list of reset signals in the spreadsheet
  - Click on the violation in the spreadsheet and open the schematic
  - If converging instance is a MUX, provide set\_case\_analysis constraint on the select pin of the MUX so that one of the input is selected
  - Else, fix the RTL so that there are no multiple paths from the same source to the destination to avoid glitches

87 of 112

## Additional Recommendations (Structural)



- Use cdc\_false\_path -from/-to
  - When source should otherwise be excluded from verification
  - On a CDC that will NEVER be synchronized (static path, test)
- Use set\_parameter enable\_debug\_data yes to enable schematic right-click-menu access to clock, domain info for each net
- Use Ac\_sync\_group\_detail report for listing of all crossing architectures (scalar and vector destinations) and their pass/fail status
- Change spreadsheet column alignments to right justification
  - Allows easy viewing of signal names

## Quiz



- 1. Is it safe to use double flop synchronizers to pass multi-bit data across asynchronous clock domains?
- 2. Name three synchronization scheme for passing multiple bit data across asynchronous clock domains
- 3. Why is de-assertion of reset asynchronously unsafe?

## **Hands-on Exercise Lab 3**





#### Hands-on exercise objectives:

- Lab3: CDC structural verification
  - ✓ Use SpyGlass to identify clock domain crossings that cause metastability in the design
  - ✓ Use the spreadsheet viewer in sorting CDC violations
  - ✓ Use the cdc\_false\_path constraint to prevent SpyGlass from reporting messages along specified paths



**Duration:** 60 minutes

## Goal: cdc/cdc\_verify



design read cdc\_setup cdc\_setup\_check cdc\_verify\_struct cdc\_verify

#### Purpose

 The rules in this goal use formal verification techniques to discover functional issues in clock domain crossings.

#### Pre-requisites

- Functional checks will only run on properly synchronized logic
  - If a crossing is reported as unsynchronized, then SsyGlass will not run formal checks. For example, fast to slow or datahold checks will not be run
  - That is why we want GOOD CDC crossings reported as Ac\_sync01/02
- Zero errors and zero warning in the previous goal cdc/cdc\_verify\_struct
  - Clocks, resets, and mode settings properly set
  - All structural issues resolved

#### Command

%shell> spyglass -project lab-CDC proc.prj -goals cdc/cdc verify -batch

#### Output

- List of possible clocking problems reported as rule violations
- Debug each violation in the rule order, iterate running SpyGlass

## cdc\_verify Goal: Formal Rules




| Rule           | Description  |
|----------------|--|
| Ac_datahold01a | Checks functional synchronization of synchronized data crossings   |
| Ac_cdc01a      | Checks data loss from fast-to-slow multi-flop or sync-cell synchronized clock domain crossings                           |
| Ac_conv02      | Reports same-domain signals that are synchronized in the same destination domain and converge before sequential elements |
| Ac_conv04      | Checks all the control-bus clock domain crossings that neither converge nor follow gray encoding                         |
| Ac_glitch03    | Reports clock domain crossings subject to glitches   |
| Ac_fifo01      | Reports a violation if there is an overflow or underflow in any FIFO of the design                                       |
| Ac_handshake01 | Checks data loss in handshake protocol   |
| Ar_handshake02 | Checks whether request and acknowledgement signals are following the handshake protocol or not                           |

NOTE: This is not an exhaustive list. For a complete list of rules refer to cdc\_verify.spq in GuideWare 2.0

## **Formal Verification**



- Formal verification: tackling the limitations of simulation
- View this circuit as a BIG finite state machine
  - Example: If a design has 1000 flops, it is a BIG FSM with 2<sup>1000</sup> =10<sup>301</sup> states



- Visit states of the machine in search of a bug
  - Start from an initial state colored GREEN
  - Search for a bug state colored RED
    - If path is found, there is a BUG, report FAIL
    - If no path is found, no bug found, report PASS
    - If time/memory resources are UP, report partially-proven (PP)



## PASS, FAIL and PARTIALLY-PROVEN



#### Witness mode formal engines

- Gets the FAILED set of properties
- Exercise the design in search of a bug this can cover exhaustively all states up to a certain depth
- Often, combined with design knowledge can help designer to decide on correctness of a design
- Cannot provide a proof of correctness as sequential depth of circuit is not known

#### Proof mode formal engines

- Gets the PASSED set of properties
- Applies mathematical approaches to prove correctness of a property regardless of sequential depth
- E.g., proof by induction, or full design reachability analysis
- Proof is often hard to achieve

#### Partially-proven for unsolved properties

- SpyGlass provides switches/ parameters to tweak formal engine to bring maximum PP cases to closure
- These are discussed in the CDC Methodology Guide



## **Functional CDC Verification**



#### Why functional verification is needed?

- Well-accepted structure will not stop metastability if D changes when EN is high
- Many signals in the enable path may have multi-flop sync, not all of them are designed

to prevent metastability

Only functional verification can ensure correctness

#### ■ MUST-Run functional checks – cdc\_verify goal


- Data hold check for data crossings Ac\_datahold01
- Width extender for control crossings Ac cdc01
- Exclusivity of correlated signals Ac conv02

#### NICE to run checks

- FIFO overflow/underflow checks
- Handshake protocol check

#### What if you do not run functional verification


- Structural CDC verification typically finds most of CDC issues, however
- You may still have some apparently properly built synchronizers that can cause metastability – e.g., qualifier not filling its duty of halting asynchronous data transfer



## Ac\_datahold01a - Why functional check for Ac\_sync? SPYGLF








- Structural rule \*cannot\* guarantee that when qualifier enables data crossing:
  - Data will remain stable
  - Tool-detected qualifier is appropriate (for example, synchronous reset)

## Data-hold check: Ac\_datahold01a




Properly synchronized crossing...



- Ac\_datahold01 will ensure that if Q is asserted then D will not toggle!
  - A synchronous reset, or <u>any other signal not intended for synchronization</u> will not be able to fulfill "qualifier" functional requirement and will be flagged by Ac\_datahold01

## Quiz – What should Ac\_datahold01a check?






- Should it check if S is changing when Q is active?
  - No, because Q is not directly enabling gate G
- Should it check if S is changing when E is active?
  - No, because neither ensures a change at destination
- Should it check if S is changing causing a change in D when E is active?
  - √ Yes, this is what Ac\_datahold01a checks

## Data Loss issues: Ac\_cdc01a




#### There can be data loss when

- There is a fast-to-slow crossings
- Even clocks with same period defined in SGDC file, can lead to data loss issues



## Ac\_cdc01a Flags for such situations as described above



## Rules for Identifying Converging Signals SPYG



- Ac\_conv02 structural (cdc/cdc\_verify\_struct)
  - Reports synchronized CDC signals (sources from single domain) that converge immediately after synchronizer
- Ac\_conv02 functional (cdc/cdc\_verify)
  - Detects convergences of synchronized CDC signals as in structural
  - Additionally, verifies that sources of convergences are gray-encoded
  - Reports violating convergences
- Ac\_conv01 structural-only (cdc/cdc\_verify\_struct)
  - Reports synchronized CDC signals (sources from single domain) that converge after some additional sequential depth
- Ac\_conv03 structural-only (cdc/cdc\_verify\_struct)
  - Reports synchronized CDC signals (sources from \*multiple\* domains) that converge
- What about signals that do not converge in current design but need to be coherent?
  - Example → control bus values read in software
  - Add 'gray\_signals' on sources and check gray-encoding with new rule Ac\_conv04

## Coherency Checks: Rule Ac\_conv02




WHY: May be data coherency issue that could cause chip failure

GUI:

Ac\_conv02[1]: Checks same-domain signals synchronized in the same destination domain and are converging before sequential elements

Signals rule Ac\_conv.u\_rule\_Ac\_conv01\_02.l1.temp1.rule Ac\_conv.u\_rule\_Ac\_conv01\_02.l2.temp1 converge on

'rule Ac\_conv.out1'. Gray encoding check: 'FAILED',RTL/training.v, 16



#### WHAT TO DO:

- Check for gray encoding (Ac\_conv02 checks this automatically in cdc/cdc\_verify)
- If sources are controlled outside of block, will they never change at same time?
- If gating function is OR, does it matter if sources change at same time?
- Use waivers or add constraint cdc\_filter\_coherency

## Coherency Checks: Rule Ac\_conv01




- GOAL: cdc/cdc\_verify\_struct
- GUI:

Ac\_conv01[1]: Checks same-domain signals synchronized in the same destination domain and are converging after any number of sequential elements

Signals rule Ac\_conv.u\_rule Ac\_conv.u\_rule Ac\_conv.u\_rule Ac\_conv.01\_02.12.temp1 converge on rule Ac\_conv.out2',hTL/training.v, 16

# moresimple.rpt Signals I1.temp1 I2.temp1 Converge on out1



#### WHAT TO DO:

- Check for gray encoding (Ac\_conv01 has no functional check)
- If sources are controlled outside of block, will they never change at same time?
- If gating function is OR, does it matter if sources change at same time?
- Use waivers or add constraint cdc\_filter\_coherency





## Coherency Checks: Rule Ac\_conv03



- GOAL: cdc/cdc\_verify\_struct
- GUI:
  - View the incremental schematic of the violation message to analyze the path of convergence of synchronizers
- ☐—☐☐ Ac\_conv03[1]: Checks different-domain signals synchronized in the same destination domain and are converging

  Signals rule\_Ac\_conv.u\_rule\_Ac\_conv03.l1.temp1,rule\_Ac\_conv.u\_rule\_Ac\_conv03.l2.temp1 converge on rule\_Ac\_conv.out1′,RTL/training.v, 17





#### WHAT TO DO:

- Sources may never have been intended coherent
- Redesign if coherency is required
- Use waivers or add constraint cdc\_filter\_coherency




## Note on Constraint: cdc\_filter\_coherency SPYGLAS



#### **Purpose**

- Constraint cdc filter coherency is used to specify points at or beyond which no convergence of signals should be reported.
- Filtering convergence this way helps in debugging convergences-related issues



## **How to Resolve Convergence Issue**




- If a problem happens inside an IP which you do not control, you may find it simplest to separately report a question to the IP supplier, and continue your analysis by masking problems inside the IP using the *ip block* constraint
  - Example: Legacy IP you do not want to change
- If the path of synchronizers confirms that synchronizers cannot functionally control the converging net at the same time, the violation can be waived
  - Example: Error conditions from various FIFOs are merged together to create a master error signal
- If convergence is for static signals, use the quasi\_static constraints
  - Example: Configuration register that changes rarely or only at the time of initialization
- If you want to ignore clock domain crossing along some paths, use the *cdc\_false\_path* constraints
- If some of the intermediate nets in the path confirm exclusivity between synchronizers, you can specify such nets by using the *no convergence check* constraint
  - Use this constraint to specify nets that should not be checked for convergence
  - Example: reset signal coming into gray encoder [fifo read/write pointer]

## FIFO Underflow/overflow



A FIFO block, used for synchronization, could have an incorrectly defined read/ write pointer leading to overflow or underflow in it




Ac\_fifo01 rule performs functional checks to detect overflow and underflow issues in completely recognized FIFOs

## **Methodology for Formal Verification**



- Use goals/ rules for structural analysis and setup check
- In Project file: set\_parameter fa\_engine 1
- It is a quick step to find the FAILED cases
- This reduces the total number of properties that have to be now proven
- Use design knowledge, schematic, RTL cross probe, and waveform provided by SpyGlass
- Iterate on witness mode as needed with incremental mode and increased run time
- For incremental mode, set property file: set\_parameter fa\_propfile <file\_name.prp>
- Properties in the property file can be selectively turned ON/ OFF
- To increase cut-off time for a property: set\_parameter fa\_atime <higher\_value>



- In the project file: set\_parameter fa\_engine 2
- Run in incremental mode for faster run time
- Iterate in proof mode as needed
- Use design knowledge and number of verification cycles provided by SpyGlass CDC
- Run witness mode with increased run time to increase verification cycle as needed
- Waive violations once convinced on correctness similar to structural waiver
- More mechanisms to handle PA cases illustrated in the lab tutorial

## Hands-on Exercise: Lab 4





#### Hands-on exercise objectives:

- Lab4: CDC functional verification
  - ✓ Use SpyGlass to identify clock domain crossings that cause which can lead to functional problems in the design
  - ✓ Use cdc\_verify goal
  - Review and fix data coherency and combinational convergence issues
  - ✓ How to deal with partially analyzed results




**Duration:** 60 minutes

## **Accessing the SpyGlass HTML Help Set**




# You do not have to launch Atrenta Console or run SpyGlass to access the HTML help set



## **Landing Page**



## The default web browser launches and the landing page is displayed




Only Firefox and Internet Explorer are supported

## **Technical Support**



## Atrenta Support Portal

- www.atrenta.com/support
- Provides access to the following;
- Support system to submit, view status and resolve support tickets
- Download the latest SpyGlass release, release notes and What's New document
- Product FAQ
- And much more...



#### E-mail

- support@atrenta.com
- Sending email to this address automatically creates a new ticket in the Atrenta support system. View and update the ticket via the Support Portal



# Thank you!

This presentation may contain forward-looking statements regarding product development. Information or statements contained in this presentation are for informational purposes only and do not represent a commitment, promise, or legal obligation of any kind by Atrenta Inc. or its affiliates.